Skip to content

Add System Verilog support with svls. #147

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
wants to merge 1 commit into
base: master
Choose a base branch
from
Draft

Add System Verilog support with svls. #147

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
12 changes: 12 additions & 0 deletions config.lua
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -818,6 +818,18 @@ lspconfig.sveltels = add_lsp {
verbose = false
}

-- System Verilog - svls
--- __Status__: Works (no definitions)
--- __Site__: https://github.com/dalance/svls
--- __Installation__: https://github.com/dalance/svls?tab=readme-ov-file#installation
lspconfig.svls = add_lsp {
name = "svls",
language = "system verilog",
file_patterns = { "%.svh?$" },
command = { "svls" },
verbose = false
}

---# Tailwind CSS
--- __Status__: Broken (freezes when writing class names inside html doc, requires new implementation of json.lua)
--- __Site__: https://github.com/tailwindlabs/tailwindcss-intellisense
Expand Down