Skip to content

Add System Verilog support with svls. #147

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Draft
wants to merge 1 commit into
base: master
Choose a base branch
from
Draft

Add System Verilog support with svls. #147

wants to merge 1 commit into from

Conversation

PerilousBooklet
Copy link
Contributor

No description provided.

@PerilousBooklet PerilousBooklet changed the title Added System Verilog support with svls. Add System Verilog support with svls. May 16, 2025
@PerilousBooklet PerilousBooklet changed the title Add System Verilog support with svls. Add System Verilog support with svls. May 16, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@PerilousBooklet